Nanoscale COMMUNICATION This journal is Large banks of cheap, fast, non-volatile, energy efficient, scalable solid-state memories are an increasingly essential component for today's data intensive computing. Conductive-bridge random access memory (CBRAM) -which involves voltage driven formation and dissolution of Cu or Ag filaments in a Cu (or Ag) anode/dielectric (HfO 2 or Al 2 O 3 )/inert cathode device -possesses the necessary attributes to fit the requirements. Cu and Ag are, however, fast diffusers and known contaminants in silicon microelectronics. Herein, employing a criterion for electrode metal selection applicable to cationic filamentary devices and using first principles calculations for estimating diffusion barriers in HfO 2 , we identify tin (Sn) as a rational, silicon CMOS compatible replacement for Cu and Ag anodes in CBRAM devices. We then experimentally fabricate Sn based CBRAM devices and demonstrate very fast, steep-slope memory switching as well as threshold switching, comparable to Cu or Ag based devices. Furthermore, time evolution of the cationic filament formation along with the switching mechanism is discussed based on time domain measurements (I vs. t) carried out under constant voltage stress. The time to threshold is shown to be a function of both the voltage stress (V stress ) as well as the initial leakage current (I 0 ) through the device.
Resistive switching devices 1,2 that rely on formation of an electric field driven conductive metallic filament in a dielectric layer are being extensively studied for non-volatile memory 3 , as non-volatile switches in reconfigurable circuits 4 and as synaptic elements in biologically inspired computing applications. 5, 6 These device structures typically employ a dielectric oxide thin film such as HfO 2 or Al 2 O 3 3,7 (as switching matrix) and an inert (W or Pt) cathode and an electrochemically active (Cu or Ag) anode on either side of it. Under voltage bias, electrochemical migration of Cu or Ag ions from the anode leads to a propagating conducting filament between the cathode and anode, leading to a non-volatile change in the resistance of the device. These devices, often referred to as conductive-bridge random access memory (CBRAM) devices, offer large (up to 10 orders of magnitude) high/low resistance ratio 8 and excellent (low) cycle-to-cycle (C2C) variability. 7 Typical CBRAM type devices studied to date have been based on the diffusion of Cu and Ag ions for filament formation. However, these metals are known fast diffusers in silicon (see Figure 1 (a) and references [9] [10] [11] ) and present the risk of severe contamination when integrated into silicon circuitry.
Overcoming this issue requires introduction of diffusion barriers (as is done in Cu interconnect technology 12 ), in turn limiting design options and increasing complexity. For instance, in the cases where the memory element is connected in series with a silicon transistor or a selector device in order to suppress leakage currents, a fast diffuser such as Cu or Ag risks contaminating the transistor or selector. In this study, we present a criterion -based on established and computed materials parameters -for electrode metal selection applicable to cationic filamentary devices. Using this criterion, we argue that a metal -such as Sn -can be used instead of Cu or Ag as the cationic filament forming element in CBRAM structures. We then report successful fabrication and reversible resistance switching using Sn as the anode in CBRAM devices, thereby ratifying our predictions. Unlike the aliovalent Cu and Ag, which create electronically active defect centers in Si, Sn offers the major advantage in being CMOS friendly: it is isovalent with Si and can be incorporated in significant amounts on Si substitutional lattice sites without creating electrically active defects. 13 It is also a slower diffuser in Si than Cu and Ag, for comparable temperature ranges reducing contamination risk (see Figure 1 (a)). So far, in the case of cationic filamentary devices, resistive switching phenomenon has been demonstrated in many oxides, chalcogenides (sulfides, iodides, selenides, tellurides, ternary chalcogenides) and others (methylsilsesquioxane (MSQ), doped organic semiconductors, nitrides, amorphous Si, Carbon, vacuum gaps). An exhaustive list can be found in the review article 17 and references therein. However, all the above listed demonstrations have involved changing the insulating matrix while restricting the anode (filament forming) metal to Cu or Ag. We developed a criterion -consisting of three material parameters -that not only justifies the use of Cu or Ag as most common anode for cationic filamentary devices but also allows exploration of other viable candidate metals for such applications. Finding newer anode metal would allow more combinations in finding out better performing devices and devices with suitable peculiar characteristic features and functionality. We explain the criterion next. For low energy switching of non-volatile memory that relies upon filament formation, we have to consider three components related to the energetic cost of creating a filament across the Metal-Insulator-Metal (MIM) stack. If the anode is in direct contact with the dielectric oxide, there is the energy cost of moving the metal atoms from the anode into the dielectric oxide. A simple indicator of this energy cost is the cohesive energy for the metal (E c ). If there is an interfacial anodic oxide layer between the anode metal and the dielectric, then one needs to consider the energy cost of extracting the metal atom from the anodic oxide: this is related to the heat of formation of anode metal oxide (∆H filamentary devices due to their small E c and low ∆H (Figure  1(b-c) ). However, this criterion can also be applied to other metals to determine their suitability for use as anode for low energy cationic filament formation. Based on this criterion we identified Sn as a viable candidate metal as follows. Figure 1 (bc) compare density functional theory (DFT) derived cohesive energies 14 and heat of formation of oxide 15 for Cu, Ag and Sn.
Cohesive energy of Sn is slightly higher than Ag but comparable to Cu. The heat of formation of SnO 2 is moderately higher than Cu 2 O and Ag 2 O. We then carried out DFT based first principles calculations in order to estimate the activation barrier for Sn diffusion within HfO 2 . The results of the calculations (Figure 1(d) ) indicate that the activation barrier for Sn diffusion (~0.54 eV) within HfO 2 is lower than that for Ag (0.72 eV) and Cu (1.16 eV). To understand this low barrier for Sn, we compute the charge density difference and Bader charges for Sn at the transition state namely the highest total energy state as it diffuses from one interstitial site to another as shown in Fig. 1(e) . Details regarding the most preferred atomistic diffusion pathway of Sn in HfO 2 are given in the supporting information. Compared to Cu and Ag, our calculations suggest a substantial amount of charge depletion for Sn at the transition state as it is repelled by its two nearest neighboring O atoms from both sides (see Figure 1 (f-top)). This increased charge depletion leads to a much smaller ionic radii 16 ( Figure 1 (f-bottom)) leading to faster Sn diffusion in switching medium and the SiO 2 field oxide providing accurate device area definition and isolation. A cross-sectional schematic of a typical device geometry is shown in Figure 2 . The device sizes varied from 100 µm diameter circles down to 100 nm diameter circles. The DC sweeps of the devices were measured using Keysight B1500A semiconductor parameter analyzer. Switching characteristics using pulsed measurements were measured using Keysight 33600A Series Trueform Waveform Generator and Keysight DSO204A Infiniium S-Series oscilloscope. We note here that, a silicon oxide film doped with Sn has been studied for bipolar resistive switching 18 , however the use of Sn as anode (and hence active filament forming element) , borne out of our predictions, has not been demonstrated before even though the use of Sn is benign in Si technology. Typical response of the as-fabricated devices under electric bias is shown in Figure 3(a) . The as-fabricated devices had a high resistance (typically > 10 10 Ω at 100 mV for all devices).
We refer to this as the OFF-state resistance. With positive bias applied to the Sn electrode (forward bias condition, Sn as the anode), the device current increased abruptly to the applied current compliance (100 nA) beyond a threshold voltage (V th ). However, the device returned to its high resistance state while sweeping the bias voltage back to zero. On the other hand, no change in the device resistance was observed when positive bias was applied to the Pt electrode (Pt as anode) when the device was operated for the very first time (see Figure S1 ). However, as shown in Figure 3(a) , when a prior voltage sweep using Sn as the anode was implemented, bidirectional threshold switching was enabled and the device subsequently changed resistance beyond a threshold voltage even when the Pt electrode was used as the anode. This observation is consistent with an electrochemical ionic drift model which would require a small amount of anode metal (Sn) to initially migrate to the vicinity of the Pt electrode for bidirectional switching 19, 20 to occur. Such bidirectional volatile switching behavior is useful in selector switch application for large array of crosspoint memory. The threshold voltages observed in this study are ~67% higher than devices based on similar thickness of HfO 2 using Cu 21 and Ag 22 anodes. Although, the threshold values measured for our devices are higher than that of Cu and Ag based devices, it is not necessarily a drawback. Rather, in the case of a large array of 1S1R (1 selector-1 resistor) cell, this is advantageous. 23 Too low threshold voltages have a drawback in not providing enough operating window for large array of 1S1R. In fact, in the case where V th is too low (V th <1/2V cell ), the selector is unable to prevent sneak current from flowing into unselected cells. 1/2V cell is the voltage applied to unselected cells. On the other hand, higher V th can control the sneak current without disturbing the unselected cells. Nevertheless, threshold voltages are subject to the material stack and can be engineered to occur at lower values, if required, for low power applications e. g. by means of doping the switching matrix. 24 Large number (100 sweeps) of consecutive DC cycles of the measured threshold switching is shown and the corresponding statistical distribution of V th is shown in Figure 3 (b). The mean (x ̅ ) V th found for these devices is 4.13 V (standard deviation, σ=0.48). It is important for selector switches to withstand the chip operating temperature. In Figure 3 (c) is shown the multiple stable threshold switching measured at 90 °C. The turn-on slope of resistive switching devices is an important parameter. A steep turn-on slope is essential considering their possible use in large, dense cross-bar array as well as novel devices aimed at ultra-scaled operating voltages. The typical turn-on slope observed in Sn-based devices is about 8.75 mV/decade ( Figure  3 (c) ), being similar to turn-on slopes for Cu and Ag based devices 21, 22 , and is adequate for non-volatile memory applications. There is experimental evidence in CBRAM devices that the pulsewidth required to trigger a set or reset event depends exponentially on the amplitude of the applied pulse [25] [26] [27] . Considering this, we used a 4 V amplitude and 50 ns width, with an external pulse generator, and found the switching speed to be about 17 ns (Figure 3(d) ). Cu and Ag based selector devices have shown switching speeds in the same order of magnitude. 21, 22 Thus Sn-based resistive switching devices offers similar advantages as Cu and Ag. In response to the modulation of compliance current (I cc ) Snbased devices exhibit coexistence of threshold and memory switching behavior. This is due to the inverse relationship between the read resistance (post the device turn ON) in resistive switching device and the set compliance current commonly observed. Similar behavior has been reported in other resistive switching devices (Reference 28 and references therein). This can be more simply understood in the case of cationic filamentary devices by considering that a larger compliance current would supply more metal ions to form a stronger conducting filament when the low resistance state occurs. This explanation is experimentally supported through Please do not adjust margins Please do not adjust margins observation of an increase in physical volume of the conducting filament with increased compliance current. 29 Figure 4(a) shows the bipolar memory switching behavior. A large number (150 sweeps) of measured consecutive DC cycles is shown in Figure 4 (a) along with the statistical distribution for V Set and V Reset . The mean (x ̅ ) V Set and V Reset found for these devices is 3.36 V (standard deviation, σ=0.42) and 1.46 V (standard deviation, σ=0.31). Also, the mean (x ̅ ) current measured at high resistance state (I HRS ) is 4.58×10 -12 A (standard deviation, σ=1.46×10 -11 A). A data retention time longer than ten years is expected for nonvolatile memory. Extensive time dependent measurement of stable retention data collected for Sn-based nonvolatile memory are presented in Figure 4 (c). The resistance of the high and low resistive states was determined by measuring the current at a small bias of 100 mV. The ratio of the high resistive to low resistive state (the "memory window"), as can be seen from Figure 4 (c) is > 10 10 . This is similar to, or larger than the ON/OFF ratios ( 10 7 ) Figure 1(c) ) Sn-based devices are potentially advantageous in achieving stable resistive switching performance over a longer period of time than Cu or Ag electrodes. This is deduced from the fact that interfacial oxide between the anode and switching matrix plays an important role in filament formation, as explained earlier. Retention of non-volatile states, lasting up to four weeks (for room temperature and 40 hours each for elevated temperatures) as tested, is already sufficient for certain neuromorphic applications involving short and medium term plasticity 30 .
Among the highest priority for CBRAM devices is the cycling endurance since this amongst the strongest concerns for the device reliability. 17 The manual endurance data (225 DC cycles) presented in Figure 4 (e) may not yet meet the standards set forth by other resistive switching devices. 17 However, Sn-based CBRAM devices are in the initial phases of development and achieving endurance >10 6 cycles by pulsed cycling endurance test will be of importance for practical applications and hence will be focus of future studies. In this study we have successfully demonstrated use of Sn as the filament forming species in oxide matrix. However, Sn anode can also be potentially used in chalcogenide based resistive switching devices. The Sn anode can either be used to instigate a phase change, Phase change memory (PCM), in GeTe or Ge 2 Se 3 films or simply as migrating ion source for CBRAM memory. 31 The switching mechanism is discussed next. 
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Please do not adjust margins 2.5 V, the threshold at which the resistive state changes abruptly. The temporal response of the current follows three stages ( Figure 5 (c)): (i) an initial decrease that varies as t n (with n ~ -0.72 to -0.08 as the voltage increases from 0.5 V to 2.25 V, see Figure S2 in supporting information), (ii) a gradual increase in current, followed by (iii) a sharp increase indicative of an abrupt change in the resistive state. For low voltages, stages (ii) and (iii) do not appear. This incubation time leading to stage (iii) is inversely proportional to the voltage. The initial decrease (stage (i)) has been associated with dielectric relaxation processes and the creation of charge traps. 32 The slight increase in current in stage (ii) is not clearly understood but may be related to stress-induced-leakage-current (SILC). 33 Stage (iii) is indicative of the formation of the conducting bridge.
It is clear from the data in Figure 5 (d) that as V increases, the time to reach stage (iii) i.e. the formation of the conducting filament, reduces. One notes that the different traces in Figure  5 (d) are for a number of different devices with differing amounts of starting current values (I 0 ). The differences in the starting currents are ascribed to small differences in the starting microstructure of the materials. A few key conclusions may be made from this data. Firstly, the observation of a time to threshold that is voltage dependent is consistent with a filament formation mechanism that is diffusive and activation energy barrier limited.
The probability of a defect surmounting an energy barrier is given by
where ν is the frequency at which the charged defect (with charge q) attempts at "jumping" across the barrier, E B is the height of the energy barrier that is reduced by the application of an electrical potential V seen by the defect. Therefore, the higher the applied voltage across the film, the higher the rates at which the defect hops from site to site. Additionally, it is also seen that a certain minimum voltage (V min ) is required to induce filament formation. As can be seen in Figure 5(d) , the minimum voltage stress required is ~2.1 V in our case. The second important observation addresses the issue of variability that is observed in all of the filamentary breakdown devices seen to date, and links the variability to differences in the starting local microstructure of the device. The plot in Figure 5 (e) represents the time required for filament formation as a function of two variables: the applied voltage (V stress ) and the starting current (I 0 ) at time, t=0. As can be seen the time to threshold is dependent on not only the V stress , but also on the I 0 . Lower I 0 and smaller V stress results in longer time to threshold. It clearly indicates that local microstructures from device to device are different-hence the different starting currents-and that then clearly affects the filament formation. The observations are consistent with a model where the filament initiates at heterogeneous centers in the device that are created by variations in the oxide microstructure, and that their growth and configuration is different from device to device, leading to the observed variability. In summary, we present a criterion for electrode metal selection applicable to cationic filamentary devices. In general, the criterion indicates that small cohesive energy (E c ), low heat of formation of metal oxide (∆H) and small ionic radius are preferable for low energy cationic filament formation. Based on this criterion we then successfully identify and demonstrate the viability of Sn|HfO 2 based CBRAM devices. Comparable device performance to Cu|HfO 2 and Ag|HfO 2 devices which include a turn-on voltage of ~3.4 V, a steep turn-on slope (8.75 mV/decade) and very fast switching (17 ns), establishes Sn|HfO 2 based CBRAM devices a good alternative to Cu and Ag anodes. We argue that Sn, being isovalent with Si, has the distinct advantage of being compatible with Si CMOS technology, unlike Cu and Ag which are fast diffusers, contribute to electronic defect states, and require diffusion barriers and liners for incorporating into the back end of Si CMOS, and are likely incompatible for front-end applications. Use of Sn is well justified also by first principle calculations that elucidates the preferred atomistic pathways and lower diffusion barriers compared to Cu and Ag. Threshold and memory switching can be achieved by modulating the compliance current through the device. Time domain response to sub-threshold voltage stress gives insights into the filament formation process, revealing the dependency of time to threshold on the applied voltage as well as the initial leakage current through the device.
